Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies
Top Cited Papers
- 30 October 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 41 (11) , 2577-2588
- https://doi.org/10.1109/jssc.2006.883344
Abstract
SRAM cell read stability and write-ability are major concerns in nanometer CMOS technologies, due to the progressive increase in intra-die variability and Vdd scaling. This paper analyzes the read stability N-curve metrics and compares them with the commonly used static noise margin (SNM) metric defined by Seevinck. Additionally, new write-ability metrics derived from the same N-curve are introduced and compared with the traditional write-trip point definition. Analytical models of all these metrics are developed. It is demonstrated that the new metrics provide additional information in terms of current, which allows designing a more robust and stable cell. By taking into account this current information, Vdd scaling is no longer a limiting factor for the read stability of the cell. Finally, these metrics are used to investigate the impact of the intra-die variability on the stability of the cell by using a statistically-aware circuit optimization approach and the results are compared with the worst-case or corner-based designKeywords
This publication has 18 references indexed in Scilit:
- Statistically Aware SRAM Memory Array DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A small granular controlled leakage reduction system for SRAMsSolid-State Electronics, 2005
- Variability in sub-100nm SRAM designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- Statistical performance sensitivity-a valuable measure for manufacturing oriented CADPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architectureIEEE Journal of Solid-State Circuits, 2002
- An easy-to-use mismatch model for the MOS transistorIEEE Journal of Solid-State Circuits, 2002
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987