High-reliability fault-tolerant 16 Mbit memory chip

This publication has 22 references indexed in Scilit:

• A variable-stress shallow trench isolation (STL) technology with diffused sidewall doping for submicron CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC
  IEEE Journal of Solid-State Circuits, 1990
• A high performance 16-Mb DRAM technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Design of a Fault-Tolerant DRAM with New On-Chip ECC
  Published by Springer Nature ,1989
• Yield Models for Defect-Tolerant VLSI Circuits: A Review
  Published by Springer Nature ,1989
• Simulation of spatial fault distributions for integrated circuit yield estimations
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Selector-line merged built-in ECC technique for DRAMs
  IEEE Journal of Solid-State Circuits, 1987
• Introducing dependency into IC yield models
  Solid-State Electronics, 1985
• A submicron VLSI memory with a 4b-at-a-time built-in ECC circuit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Multiple word/bit line redundancy for semiconductor memories
  IEEE Journal of Solid-State Circuits, 1978