A process and device model for GaAs MESFET technology: GATES
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (4) , 350-359
- https://doi.org/10.1109/43.29589
Abstract
No abstract availableKeywords
This publication has 46 references indexed in Scilit:
- SUPREM 3.5-process modeling of GaAs integrated circuit technologyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Improved GaAs power FET Performance using Be Co-implantationIEEE Electron Device Letters, 1987
- Model of threshold-voltage fluctuations in GaAs MESFET'sIEEE Electron Device Letters, 1987
- Comparison of electrical and atomic profiles of Mg24 and Zn64 implanted gaas samples and GaAs-GaAIAs heterostructures for bipolar transistor applicationsJournal of Electronic Materials, 1986
- Activation mechanism for Si implanted into semi-insulating GaAsApplied Physics Letters, 1986
- Substrate-dependent electrical properties of low-dose Si implants in GaAsJournal of Applied Physics, 1985
- Correlation between chemical and electrical profiles in Si+, Se+ and S+ implanted bulk and epitaxial GaAsJournal of Electronic Materials, 1982
- Study of Encapsulants for Annealing Si‐Implanted GaAsJournal of the Electrochemical Society, 1982
- Incoherent annealing of implanted layers in GaAsIEEE Electron Device Letters, 1982
- Electrical profiling and optical activation studies of Be-implanted GaAsJournal of Applied Physics, 1977