Circuit-level simulation of CDM-ESD and EOS in submicron MOS devices
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Electrothermal behavior of deep submicron nMOS transistors under high current snapback (ESD/EOS) conditionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Fast turn-on of an NMOS ESD protection transistor: measurements and simulationsJournal of Electrostatics, 1995
- Advanced CMOS protection device trigger mechanisms during CDMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Electrical overstress (EOS) power profiles: A guideline to qualify EOS hardness of semiconductor devicesJournal of Electrostatics, 1993
- On bistable behavior and open-base breakdown of bipolar transistors in the avalanche regime-modeling and applicationsIEEE Transactions on Electron Devices, 1992
- Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parametersIEEE Transactions on Electron Devices, 1991
- Thermal failure in semiconductor devicesSolid-State Electronics, 1990
- Bipolar transistor modeling of avalanche generation for computer circuit simulationIEEE Transactions on Electron Devices, 1975
- Second breakdown—A comprehensive reviewProceedings of the IEEE, 1967