A packet switching communication-based test access mechanism for system chips
- 29 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15301877,p. 81-86
- https://doi.org/10.1109/etw.2001.946668
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Addressable test ports an approach to testing embedded coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct access test scheme-design of block and core cells for embedded ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A structured test re-use methodology for core-based system chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing embedded-core based system chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Core test connectivity, communication, and controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A structured and scalable mechanism for test access to embedded reusable coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing embedded cores using partial isolation ringsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A generic architecture for on-chip packet-switched interconnectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- A low overhead design for testability and test generation technique for core-based systems-on-a-chipIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999