Optimal space compaction of test responses
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 834-843
- https://doi.org/10.1109/test.1995.529915
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Programmable space compaction for BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Selecting programmable space compactors for BIST using genetic algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient test response compression for multiple-output circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level test generation using physically-induced faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An improved output compaction technique for built-in self-test in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A tutorial on built-in self-test. 2. ApplicationsIEEE Design & Test of Computers, 1993
- A data compression technique for built-in self-testIEEE Transactions on Computers, 1988
- Space Compression Methods With Output Data ModificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- GRAPH THEORYPublished by Defense Technical Information Center (DTIC) ,1969