Test methodology for embedded cores which protects intellectual property

This publication has 10 references indexed in Scilit:

• Macro Testability; The Results of Production Device Applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Hierarchical Test Program Development for Scan Testable Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Hierarchical test generation using precomputed testsd for modules
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• MATEG: a hierarchical test generator for module-based circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Hierarchical test generation under intensive global functional constraints
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Hierarchical test generation: Where we are, and where we should be going
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Hierarchical test assembly for macro based VLSI design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A hierarchical test pattern generation system based on high-level primitives
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• A framework and method for hierarchical test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Explicit fault modeling and hierarchical test pattern generation in the KARATE system
  Microprocessing and Microprogramming, 1989