ESD protection methodology for deep-sub-micron CMOS

This publication has 11 references indexed in Scilit:

• Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Compact electro‐thermal simulation of ESD‐protection elements
  Quality and Reliability Engineering International, 1994
• ESD protection in a 3.3 V sub-micron silicided CMOS technology
  Journal of Electrostatics, 1993
• Triggering and sustaining of snapback in MOSFETs
  Solid-State Electronics, 1992
• Characterization of an n-p-n structure under ESD stress and proposed electrical model
  IEEE Transactions on Electron Devices, 1990
• A circuit simulation model for bipolar-induced breakdown in MOSFET
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• NMOS protection circuitry
  IEEE Transactions on Electron Devices, 1985
• An analytical breakdown model for short-channel MOSFET's
  IEEE Transactions on Electron Devices, 1982
• Bipolar transistor modeling of avalanche generation for computer circuit simulation
  IEEE Transactions on Electron Devices, 1975
• Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages
  IEEE Transactions on Nuclear Science, 1968