Inverter models of CMOS gates for supply current and delay evaluation
- 1 October 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (10) , 1271-1279
- https://doi.org/10.1109/43.317470
Abstract
The subject of this paper is the reduction of transistor-level models of CMOS logic gates to equivalent inverters, for the purpose of computing the supply current in digital circuits. No restrictions are applied to either the number of switching inputs or the transition times and relative delays of the input voltages. The relative positions of the switching inputs are also accounted for in the case of series-connected MOSFET's. When combined with our previously reported CMOS inverter model, the peak current is obtained in a time approximately three orders faster than HSPICE with the level-3 MOSFET model. The corresponding accuracy is around 12%. If the current waveform is required, the speed improvement is about an order less. Since the inverter model also yields the delay at no extra cost, the timing of the current waveforms can be done automatically, without recourse to a timing simulator. Although the emphasis here is on CMOS static gates, the method is applicable to dynamic logic gates as well.Keywords
This publication has 11 references indexed in Scilit:
- A timing model for static CMOS gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay and current estimation in CMOS gates using collapsingMicroelectronics Journal, 1993
- Simultaneous delay and maximum current calculation in CMOS gatesElectronics Letters, 1992
- Delay and bus current evaluation in CMOS logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Power estimation tool for sub-micron CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Estimation of maximum currents in MOS IC logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984