Testing ICs: getting to the core of the problem
- 1 November 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 29 (11) , 32-38
- https://doi.org/10.1109/2.544235
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A testability strategy for silicon compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal space compaction of test responsesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intel and the myths of testIEEE Design & Test of Computers, 1996
- Architectural level test generation for microprocessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- High-level test generation for VLSIComputer, 1989
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988