Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked Loops
- 30 January 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 41 (2) , 413-424
- https://doi.org/10.1109/jssc.2005.862347
Abstract
Supply-regulated phase-locked loops rely upon the VCO voltage regulator to maintain a low sensitivity to supply noise and hence low overall jitter. By analyzing regulator supply rejection, we show that in order to simultaneously meet the bandwidth and low dropout requirements, previous regulator implementations used in supply-regulated PLLs suffer from unfavorable tradeoffs between power supply rejection and power consumption. We therefore propose a compensation technique that places the regulator's amplifier in a local replica feedback loop, stabilizing the regulator by increasing the amplifier bandwidth while lowering its gain. Even though the forward gain of the amplifier is reduced, supply noise affects the replica output in addition to the actual output, and therefore the amplifier's gain to reject supply noise is effectively restored. Analysis shows that for reasonable mismatch between the replica and actual loads, regulator performance is uncompromised, and experimental results from a 90 nm SOI test chip confirm that with the same power consumption, the proposed regulator achieves at least 4 dB higher supply rejection than the previous regulator design. Furthermore, simulations show that if not for other supply rejection-limiting components in the PLL, the supply rejection improvement of the proposed regulator is greater than 15 dB.Keywords
This publication has 10 references indexed in Scilit:
- Clocking and circuit design for a parallel I/O on a first-generation CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Circuits and techniques for high-resolution measurement of on-chip power supply noiseIEEE Journal of Solid-State Circuits, 2005
- A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLsIEEE Journal of Solid-State Circuits, 2003
- Jitter optimization based on phase-locked loop design parametersIEEE Journal of Solid-State Circuits, 2002
- Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technologyIEEE Journal of Solid-State Circuits, 1998
- A general theory of phase noise in electrical oscillatorsIEEE Journal of Solid-State Circuits, 1998
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generationIEEE Journal of Solid-State Circuits, 1996